Digital IC Design Engineer (RTL/ASIC)
3 months ago
Cambridge
... strategy and plan, with strong knowledge of frontend and backend digital IC design flow including ... coverage, synthesis, static timing analysis (STA), linting, formality, GDS layout, etc. You will ...