Principal Engineer, Design Verification
2 months ago
Valencia
Bachelor's or master’s degree, in Engineering (Electronic Engineering) or equivalent. Integrate the block testbench in chip-level UVM environment and verify integration. This would span the entire development cycle from concept phase, through verification planning, implementation, execution, and ...