Digital Design Engineer
hace 18 horas
Valencia
RTL implementation in Verilog/SystemVerilogCollaborate with verification, physical design, and architecture teamsDrive synthesis, linting, CDC, and integration efforts✅ Requirements:5+ years of ASIC digital design experienceStrong knowledge of SoC microarchitecture, clocking, and reset strategies...