Researcher in chips design
hace 22 horas
Cerdanyola
Design and validate an open-source IC design flow adapted from silicon ASIC methodologies (OpenLane, Librelane) for different substrate constraints. This unit brings together the center’s microelectronics capabilities to design, fabricate, and evaluate industry‑ready ASICs based on silicon and b