Design Verification Engineer
hace 5 días
Methodologies will include a mix of design checks, verification techniques using simulators and emulators: UVM, formal, Verilog/System Verilog based testbenches and C, System Verilog, UVM based testcases. The tasks will include writing test plans, defining test methodologies, developing test benc...