Microarchitect & RTL Design Engineer
1 month ago
Experience with large high-speed, pipelined, stateful designs, and low power designs. Experience designing IP blocks for caches, cache coherency, memory subsystems, interconnects and NOCs. Familiarity with RAS designs, QoS in fabrics, PCIe/IO is a plus.