Senior Engineer - Silicon Physical Design (Italy based)
3 days ago
Cardiff
Leveraging your expertise in ASIC Physical Design from RTL to GDS, you will be responsible for synthesis, floorplanning, place and route, extraction, timing analysis, physical verification, EMIR signoff, and formal verification. Perform synthesis, floorplanning, place and route, extraction, timing a