Staff Digital Design Engineer - CPU Architecture & RISC-V
hace 2 meses
Deep understanding of CPU pipeline stages, memory hierarchies (caches, MMU), interrupt handling, and bus interfaces related to CPU design;. Collaborate with verification engineers to ensure comprehensive testing and validation of CPU IP, including instruction set compliance and performance;. Transla