Science lab jobs in HarpendenCreate job alerts

Company description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiencesfrom AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, youll discover the real differentiator is our culture. We push the limits of innovation to solve the worlds most important challengesstriving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career Job description ABOUT THE TEAM: The Networking Technology and Solution IP Group at AMD is adding to the Data Centre design team in Belfast. We focus on design and verification of ASIC blocks for next generation data center networking, focusing on the needs of AI clusters for training and inference; covering the entire design cycle across: architecture, algorithm design and modelling, block specification, RTL design, test planning, verification and end-to-end validation. We get the pleasure of seeing the results of our work in real products. We are a team who actively look for variety and complicated problems in our daily work. We encourage each other to work, over time, on all aspects of our development and to have a big picture view of our designs to better guide our block level development. Becoming a part of our local team at this stage is a hugely exciting opportunity and will enable you to play a key role in solidifying our culture and values as we grow. ABOUT YOU: For this highly visible role, the ideal candidate will be able to demonstrate success in a comparable technical role on a product team innovating and redefining high-performance computing and networking applications. Should be comfortable working in a cross-team environment and show creativity and self-motivation in their career. You are keen to make a real word difference in networking. You want to achieve the best image quality and customer experience, whilst minimising bandwidth, power and chip area. You are excited by the challenges these goals create. You are intelligent, curious, and want to get stuck into very difficult concepts. You are comfortable making technical decisions that have a significant impact on product families, go to market strategies and customer satisfaction and providing consultative direction with senior management to influence future business and technical direction. ABOUT THE ROLE: • Define and Develop block and system-level test benches and verification environments, • Develop support utilities for verification automation, test bench automation, regression and other verification enhancements to improve productivity and functional coverage, • Mentor verification team and provide technical support for verification activities, • Develop verification test plans, test suites and support verification activities, • Contribute to verification infrastructure development for complex ASICs, • Contribute to the post-silicon validation of ASICs in the lab, writing tests and scripts Required profile Qualifications • Experience in Verilog/SystemVerilog (essential), • UVM (Universal Verification Methodology) is a must-have, experience with Formal Verification would be an advantage, • Experience in C/C++, Python, Perl, TCL for scripting and testbench development, • Experience in designing complex digital hardware systems and developing hardware architectures for algorithm implementation would be a plus, • Proficiency using ASIC and/or FPGA simulation and synthesis tools, • Familiarity with best practice chip-level verification techniques and languages, • Experience with Cache Coherency verification would be an advantage, • Experience of leveraging AI tools would be an advantage, • Familiarity with AMD products (including CPU & GPU) would be an advantage What we offer JBRP1_UKTJ