Principal Design Engineer – Custom Digital Hard Macros (Physical IP)
11 days ago
Cambridge
Seeking a Senior engineer to own timing constraints and synthesis for complex SoCs.You will develop and validate SDCs, drive synthesis for best PPA, perform LEC for RTL/netlist equivalence, and collaborate with design, architecture, IP, and physical teams to ensure robust timing closure and high-qua