SENIOR FPGA DESIGN VERIFICATION ENGINEER
4 days ago
Dedham
Ability to analyze requirements, create test plan, build and set up scalable simulation environments from the ground up using SystemVerilog/UVM. Familiarity with testing complex designs, code coverage, functional coverage, assertions.