Senior Design Verification Engineer
hace 2 días
Senior Design Verification Engineer (FPGA/ASIC).My client, an HFT firm, is seeking a.Develop testbenches, tests, and verification environments for FPGA/ASIC designs.Create and maintain detailed verification plans.Debug and root-cause complex RTL issues.Collaborate closely with hardware designers on