Hardware Verification Engineer — SoC IP & UVM Testbenches
12 days ago
Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi-chiplet systems.Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards.Collaborate with software teams to define and implement configurable