Physical Designer Engineer
6 days ago
Multiple tasks including but not limited to: back-end physical implementation from gate-level netlist to GDSII, layout design of digital/analog chips, including PR, PV, IR signoff, PPAC optimization, and STA/Spice signoff. Responsible for the physical design of advanced process digital ASIC/AI/CPU c