Hardware Design Engineer
7 days ago
Glasgow
SoCs featuring programmable compute clusters (open-standard RISC-V or ARM-compatible), advanced AXI4-style interconnects, and multi-domain UPF power gating. UVM-based, constraint-random testbenches, formal equivalence, and metrics-driven coverage closure. BSc/MSc EE, CS, or equivalent deep domain...