Principal ASIC Design Engineer - RTL, PCIe, CXL
1 day ago
San Jose
RTL Design, ASIC Design, Microarchitecture, PCIe, CXL. Work with Hard IP designers, verification, validation, Firmware engineers, and architects to produce thoroughly verified, robust IP. Multiple async clock domain designs.