FPGA Engineer - RTL / Synthesis / Timing Closure
16 days ago
Cambridge
... RTL designs, modifying them to create FPGA prototypes. Collaborating with a project team, you'll ... Mentor junior engineers. * Liaise with development teams to understand requirements and guide ...