Senior Silicon Physical Design Engineer
10 days ago
Responsible for all aspects from RTL to GDS: synthesis, floorplanning, place and route, extraction, timing analysis, physical verification, EMIR signoff, formal verification; collaborate with architecture and RTL teams. Perform synthesis, floorplanning, place and route, extraction, timing analysis,