Design Verification Engineer
8 days ago
San Francisco
Experience with design for verification (assertion-based design strategies, code coverage, functional coverage, test plan, gate-level simulation, back-annotation etc. Role: Design Verification Engineer. Required Skills: Design Verification, ASIC, Verilog, UVM.