FPGA Engineer - RTL / Synthesis / Timing Closure
17 days ago
Cambridge
Own tasks, track progress, manage risks, and report status. * Develop FPGA implementations for ... In-depth knowledge of the FPGA design flow (RTL design, simulation, synthesis, etc.). * Strong RTL ...